

<b>Document Title</b>	Requirements on Memory Hardware Abstraction Layer
<b>Document Owner</b>	AUTOSAR GbR
<b>Document Responsibility</b>	AUTOSAR GbR
<b>Document Identification No</b>	116
<b>Document Classification</b>	Auxiliary

<b>Document Version</b>	1.0.3
<b>Document Status</b>	Final
<b>Part of Release</b>	3.0
<b>Revision</b>	0001

<b>Document Change History</b>			
<b>Date</b>	<b>Version</b>	<b>Changed by</b>	<b>Change Description</b>
31.10.2007	1.0.3	AUTOSAR Administration	<ul style="list-style-type: none"> <li>Document meta information extended</li> <li>Small layout adaptations made</li> </ul>
24.01.2007	1.0.2	AUTOSAR Administration	<ul style="list-style-type: none"> <li>“Advice for users” revised</li> <li>“Revision Information” added</li> </ul>
28.11.2006	1.0.1	AUTOSAR Administration	Legal disclaimer revised
21.03.2006	1.0.0	AUTOSAR Administration	Initial release

Page left intentionally blank

## **Disclaimer**

**Any use** of these specifications requires membership within the AUTOSAR Development Partnership or an agreement with the AUTOSAR Development Partnership. The AUTOSAR Development Partnership will not be liable for any use of these specifications.

Following the completion of the development of the AUTOSAR specifications commercial exploitation licenses will be made available to end users by way of written License Agreement only.

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

The word AUTOSAR and the AUTOSAR logo are registered trademarks.

Copyright © 2004-2006 AUTOSAR Development Partnership. All rights reserved.

## **Advice to users of AUTOSAR Specification Documents:**

AUTOSAR Specification Documents may contain exemplary items (exemplary reference models, "use cases", and/or references to exemplary technical solutions, devices, processes or software).

Any such exemplary items are contained in the Specification Documents for illustration purposes only, and they themselves are not part of the AUTOSAR Standard. Neither their presence in such Specification Documents, nor any later documentation of AUTOSAR conformance of products actually implementing such exemplary items, imply that intellectual property rights covering such exemplary items are licensed under the same rules as applicable to the AUTOSAR Standard.


## Table of Content

1	Scope of this Document .....	6
2	How to read this document.....	8
2.1	Conventions used.....	8
2.2	Requirements structure .....	9
3	Acronyms and abbreviations .....	10
4	Requirements on Memory Hardware Abstraction Layer .....	11
4.1	Functional Overview.....	11
4.1.1	EEPROM Abstraction Layer.....	11
4.1.2	Flash EEPROM Emulation .....	11
4.1.3	Memory Abstraction Interface .....	11
4.2	Memory Abstraction Modules .....	12
4.2.1	Functional Requirements .....	12
4.2.1.1	Configuration.....	12
4.2.1.1.1	BSW14001 Configuration of address alignment .....	12
4.2.1.1.2	BSW14002 Configuration of number of required write cycles... ..	12
4.2.1.1.3	BSW14003 Configuration of maximum blocking time .....	13
4.2.1.1.4	BSW14004 Configuration of “immediate” data blocks .....	13
4.2.1.1.5	BSW14026 Don’t use certain block numbers.....	13
4.2.1.1.6	BSW14027 Publish overhead for internal management data per block .....	14
4.2.1.1.7	BSW14033 Publish overhead for internal management data per page .....	14
4.2.1.2	Initialization .....	14
4.2.1.3	Normal Operation.....	15
4.2.1.3.1	BSW14005 Virtual linear address space and segmentation ....	15
4.2.1.3.2	BSW14006 Alignment of block erase / write addresses .....	16
4.2.1.3.3	BSW14007 Alignment of block read address and read length..	16
4.2.1.3.4	BSW14008 Checking block read addresses.....	16
4.2.1.3.5	BSW14009 Conversion of logical to memory addresses .....	17
4.2.1.3.6	BSW14010 Block-wise write service.....	17
4.2.1.3.7	BSW14029 Block-wise read service .....	17
4.2.1.3.8	BSW14031 Service to cancel an ongoing asynchronous operation .....	18
4.2.1.3.9	BSW14028 Service to invalidate a memory block .....	18
4.2.1.3.10	BSW14012 Spreading of write access.....	18
4.2.1.3.11	BSW14013 Writing of “immediate” data must not be delayed.	19
4.2.1.3.12	BSW14032 Block-wise erase service for immediate data.....	19
4.2.1.4	Shutdown Operation .....	20
4.2.1.5	Fault Operation .....	20
4.2.1.5.1	BSW14014 Detection of data inconsistencies .....	20
4.2.1.5.2	BSW14015 Reporting of data inconsistencies .....	20
4.2.1.5.3	BSW14016 Don’t return inconsistent data to the caller .....	21
4.2.2	Non-Functional Requirements (Qualities) .....	22

4.2.2.1	BSW14017 Scope of EEPROM Abstraction Layer .....	22
4.2.2.2	BSW14018 Scope of Flash EEPROM Emulation.....	22
4.3	Memory Abstraction Interface .....	23
4.3.1	Functional Requirements .....	23
4.3.1.1	General .....	23
4.3.1.1.1	BSW14019 Provide uniform access to underlying memory abstraction modules .....	23
4.3.1.1.2	BSW14020 Selection of underlying memory abstraction modules .....	23
4.3.1.2	Configuration.....	24
4.3.1.2.1	BSW14021 Number of underlying memory abstraction modules.. ..	24
4.3.1.3	Normal Operation.....	24
4.3.1.3.1	BSW14022 Preserving of functionality.....	24
4.3.1.4	Fault Operation .....	24
4.3.1.4.1	BSW14023 Parameter checking.....	24
4.3.2	Non-Functional Requirements (Qualities) .....	25
4.3.2.1	Timing Requirements.....	25
4.3.2.1.1	BSW14024 Preserving of timing behavior .....	25
4.3.2.2	Resource Usage .....	25
4.3.2.2.1	BSW14025 Efficient implementation.....	25
4.4	Onboard Device Abstraction .....	26
5	References .....	27
5.1	Deliverables of AUTOSAR .....	27
5.2	Related standards and norms .....	27

## 1 Scope of this Document

This document specifies requirements on the modules making up the Memory Hardware Abstraction Layer (MemHwA). The picture below shows the architecture and context of this Memory Hardware Abstraction Layer.



**Figure 1: Components and Interfaces of the Memory Hardware Abstraction Layer**

The EEPROM Abstraction (EA) module shall abstract from the addressing scheme of the underlying EEPROM driver and provide a uniform addressing scheme. Also it shall allow for a configurable, “virtually unlimited” number of erase-write-cycles. Thus the upper layer (the NVRAM manager) needs not be changed if the underlying EEPROM driver and device is changed.

The Flash EEPROM Emulation (FEE) module shall also abstract from the addressing scheme of the underlying flash driver and provide a uniform addressing scheme and a configurable, “virtually unlimited” number of erase-write-cycles. Thus the upper layer (the NVRAM manager) needs not be changed if the underlying flash driver and device is changed.

The driver interface layers (EEPROM and flash interface) have to be skipped in order to allow for an efficient implementation of the memory abstraction modules (FEE and EA modules). The FEE and EA have to directly interface to the underlying memory drivers. The requirements set forth for those interface layers shall instead apply to the memory abstraction interface.

The Memory Abstraction Interface (MemIf) shall replace the driver interface layers (EEPROM and flash interface) and allow the NVRAM manager to access several memory abstraction modules (FEE and EA modules).

Instead of the combination of FEE / flash driver and / or EA / EEPROM driver, a vendor specific library might be used that provides the same functionality and API as those memory abstraction modules. The internals of such a library are of no concern as long as the functionality and API are supported. In case the vendor library replaces all needed FEE and EA modules, the Memory Abstraction Interface shall only be a bunch of macros.

## 2 How to read this document

Each requirement has its unique identifier starting with the prefix “BSW” (for “Basic Software”). For any review annotations, remarks or questions, please refer to this unique ID rather than chapter or page numbers!

### 2.1 Conventions used

In requirements, the following specific semantics are used (taken from Request for Comment RFC 2119 from the Internet Engineering Task Force IETF)

The key words "MUST", "MUST NOT", "REQUIRED", "SHALL", "SHALL NOT", "SHOULD", "SHOULD NOT", "RECOMMENDED", "MAY", and "OPTIONAL" in this document are to be interpreted as described in RFC 2119. Note that the requirement level of the document in which they are used modifies the force of these words.

- **MUST:** This word, or the terms "REQUIRED" or "SHALL", mean that the definition is an absolute requirement of the specification.
- **MUST NOT:** This phrase, or the phrase „SHALL NOT“, means that the definition is an absolute prohibition of the specification.
- **SHOULD:** This word, or the adjective "RECOMMENDED", mean that there may exist valid reasons in particular circumstances to ignore a particular item, but the full implications must be understood and carefully weighed before choosing a different course.
- **SHOULD NOT:** This phrase, or the phrase "NOT RECOMMENDED" mean that there may exist valid reasons in particular circumstances when the particular behavior is acceptable or even useful, but the full implications should be understood and the case carefully weighed before implementing any behavior described with this label.
- **MAY:** This word, or the adjective „OPTIONAL“, means that an item is truly optional. One vendor may choose to include the item because a particular marketplace requires it or because the vendor feels that it enhances the product while another vendor may omit the same item. An implementation, which does not include a particular option, **MUST** be prepared to interoperate with another implementation, which does include the option, though perhaps with reduced functionality. In the same vein an implementation, which does include a particular option, **MUST** be prepared to interoperate with another implementation, which does not include the option (except, of course, for the feature the option provides.)



## 2.2 Requirements structure

Each module specific chapter contains a short functional description of the Basic Software Module. Requirements of the same kind within each chapter are grouped under the following headlines (where applicable):

Functional Requirements:

- Configuration (which elements of the module need to be configurable)
- Initialization
- Normal Operation
- Shutdown Operation
- Fault Operation
- ...

Non-Functional Requirements:

- Timing Requirements
- Resource Usage
- Usability
- Output for other WPs (e.g. Description Templates, Tooling,...)
- ...

### 3 Acronyms and abbreviations

Acronyms and abbreviations that have a local scope are not contained in the AUTOSAR glossary. These must appear in a local glossary.

<b>Acronyms / abbreviations</b>	<b>Description:</b>
(Logical) Block	Continuous area of memory that can be individually addressed by the module user (i.e. for read / write / erase / compare operations). The block size is statically configurable (pre-compile time).
Page	Smallest amount of memory that can be written in one pass.
Sector	Smallest amount of memory that can be erased in one pass.
FEE	Flash EEPROM Emulation
EA	EEPROM Abstraction Layer
MemIf	Memory Abstraction Interface

As this is a document from professionals for professionals, all other terms are expected to be known.

## **4 Requirements on Memory Hardware Abstraction Layer**

### **4.1 Functional Overview**

#### **4.1.1 EEPROM Abstraction Layer**

The EEPROM Abstraction Layer (EA) shall extend the EEPROM driver such that it provides upper layers with a virtual segmentation on a linear address space and a “virtually limitless” number of erase / write cycles. Apart from that it shall provide the same functionality as an EEPROM driver.

#### **4.1.2 Flash EEPROM Emulation**

The Flash EEPROM Emulation (FEE) shall emulate the behavior of the EEPROM Abstraction Layer on flash memory technology. Thus it shall have the same functional scope and API as the EEPROM Abstraction Layer and allow for a similar configuration based on that of the underlying flash driver and flash device.

#### **4.1.3 Memory Abstraction Interface**

The Memory Abstraction Interface (MemIf) shall abstract from the number of underlying FEE or EA modules and provide upper layers with a virtual segmentation on a uniform linear address space.

## 4.2 Memory Abstraction Modules

### 4.2.1 Functional Requirements

#### 4.2.1.1 Configuration

##### 4.2.1.1.1 BSW14001 Configuration of address alignment

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Configuration of address alignment
<b>Type:</b>	Changed (reformulated after discussion in WP4.2.2.1.12)
<b>Importance:</b>	High
<b>Description:</b>	<p>The FEE and EA modules shall allow the configuration of the alignment of the start and end addresses of logical blocks.</p> <p>This configuration parameter shall be used by the configuration tool to generate the block numbers according to the block start addresses.</p>
<b>Rationale:</b>	<p>1) Ease handling of blocks inside the FEE and EA modules by aligning logical blocks to the underlying physical memory technology.</p> <p>2) Allow for FEE and EA modules to calculate block start addresses instead of requiring a lookup table to map logical to physical addresses.</p>
<b>Use Case:</b>	<p>1) The Freescale Star12 has an internal EEPROM with 4 byte sector and 2 byte page size. By aligning the block start and end addresses to 4 byte boundaries the handling of blocks can be simplified since read-modify-write behavior is no longer needed.</p> <p>2) Example: The address alignment is set to 4 (bytes). The first logical block gets the block number 1, its start address is 0 (a device specific base address is added by the underlying memory driver). The block size is 22 bytes, so it takes up 6 4-byte "pages". The next logical block should then get not the number 2 but the number 7, thus allowing the memory abstraction module to deduce that its start address is 24 ((block number -1) * page size).</p>
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

##### 4.2.1.1.2 BSW14002 Configuration of number of required write cycles

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Configuration of number of required write cycles
<b>Type:</b>	Changed (according to discussion in 26 <sup>th</sup> meeting of WP4.2.2.1.8)
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall allow the configuration of a required number of write cycles for each logical block.
<b>Rationale:</b>	Abstract from hardware properties of underlying physical devices.
<b>Use Case:</b>	<p>An external flash device is specified for 10.000 erase cycles per erase unit. A logical block is configured that requires 50.000 erase cycles.</p> <p>The FEE has to make sure that this logical block can be written 50.000 times while at the same time no flash cell must be erased more than 10.000 times.</p>
<b>Dependencies:</b>	<a href="#">[BSW14012]</a> Spreading of write access
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.1.3 BSW14003 Configuration of maximum blocking time

<b>Initiator:</b>	NEC
<b>Date:</b>	16.08.2005
<b>Short Description:</b>	Configuration of maximum blocking time
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The EA and FEE modules shall allow the configuration of the maximum amount of time that the module shall be blocked by internal management operations. If these internal management operations take longer than the configured maximum blocking time they have to be split up into several parts.
<b>Rationale:</b>	Limit delay / unavailability time of the module.
<b>Use Case:</b>	E.g. the FEE needs a couple of hundred milliseconds to reorganize the currently stored blocks when using the two-sector concept but the application must not be denied access to non-volatile memory for more than 50 milliseconds.
<b>Dependencies:</b>	The blocking time also depends on the scheduling of the module's main function.
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.1.4 BSW14004 Configuration of "immediate" data blocks

<b>Initiator:</b>	DC
<b>Date:</b>	16.08.2005
<b>Short Description:</b>	Configuration of "immediate" data blocks
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall allow the configuration of logical blocks for "immediate" data. The number and size of these blocks shall only be limited by the memory available on the respective hardware device.
<b>Rationale:</b>	Certain data takes precedence over other data.
<b>Use Case:</b>	Configuration of special memory areas for so called "crash data" which has special requirements for writing.
<b>Dependencies:</b>	<a href="#">BSW14013</a> Writing of "immediate" data must not be delayed
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.1.5 BSW14026 Don't use certain block numbers

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Don't use certain block numbers
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The block numbers 0x0000 and 0xFFFF shall not be used by the memory abstraction module / generated by the configuration tool.
<b>Rationale:</b>	These numbers can not be distinguished from the erased value of a flash or EEPROM device.
<b>Use Case:</b>	The implementation stores the block number in non-volatile memory e.g. to mark the start or end of a logical block. When these numbers would be used, that marker could not be found / distinguished from an empty EEPROM or

	flash memory.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.1.6 BSW14027 Publish overhead for internal management data per block

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Publish overhead for internal management data per block
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall publish their internal management overhead per logical block.
<b>Rationale:</b>	Allow the configuration tool to correctly determine the next free block start address and the correct amount of physical memory used.
<b>Use Case:</b>	The configuration tool shall check whether all the configured logical blocks will fit on a physical device and how much physical memory is needed for the emulation.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.1.7 BSW14033 Publish overhead for internal management data per page

<b>Initiator:</b>	DC
<b>Date:</b>	30.11.2005
<b>Short Description:</b>	Publish overhead for internal management data per page
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall publish their internal management overhead per page or zero if there is no overhead for managing pages.
<b>Rationale:</b>	Depending on the implementation, management information might have to be stored for each (physical) page to associate it with the right logical block.
<b>Use Case:</b>	The configuration tool shall check whether all the configured logical blocks will fit on a physical device and how much physical memory is needed for the emulation.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--


#### 4.2.1.2 Initialization

No additional requirements, the “standard” requirements from the general section of the SPAL SRS regarding initialization shall be applied.

#### 4.2.1.3 Normal Operation

##### 4.2.1.3.1 BSW14005 Virtual linear address space and segmentation

<b>Initiator:</b>	DC
<b>Date:</b>	10.08.2005
<b>Short Description:</b>	Virtual linear address space and segmentation
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	<p>The Flash EEPROM Emulation (FEE) and EEPROM Abstraction (EA) shall provide upper layers with a virtual 32bit address space.</p> <p>These 32 bit virtual (logical) addresses shall consist of a 16 bit logical block identifier and a 16 bit address offset within this logical block. Thus the memory abstraction layer shall support a (theoretical) number of 65534 logical (distinguishable) blocks per underlying physical device. Each block can have a (theoretical) size of 64 KBytes.</p>
<b>Rationale:</b>	Abstract from hardware properties that would require changing the NVRAM manager if the underlying devices / drivers change.
<b>Use Case:</b>	<p>1) Support systems with a high number of small blocks</p> <p>2) Support systems with a few big blocks like e.g. MMI systems (fonts, speech) or navigation (maps, routes).</p> <p>3) Allow NVRAM manager to encode block management information (e.g. block type) in the logical block identifier (by making it big enough)</p>
<b>Dependencies:</b>	<a href="#">[BSW14026]</a> Don't use certain block numbers
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	Figure 2: Virtual vs. physical address space



Note: Sizes not shown to scale

**Figure 2: Virtual vs. physical address space**

#### 4.2.1.3.2 BSW14006 Alignment of block erase / write addresses

<b>Initiator:</b>	DC
<b>Date:</b>	10.08.2005
<b>Short Description:</b>	Alignment of block erase / write addresses
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The start address for a block erase or write operation shall always be aligned to the virtual 64K boundary.  In other words: The offset shall be ignored for block erase / write requests, every block erase / write request starts at address offset zero.
<b>Rationale:</b>	Allow optimized erase / write operations in underlying emulation modules and drivers if virtual 64K boundaries are mapped to physical sector / page boundaries.
<b>Use Case:</b>	Optimization of FEE and EA, simplify configuration and implementation.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	Just to make this clear: you can not erase or write only parts of the configured block, it's either all or nothing.

#### 4.2.1.3.3 BSW14007 Alignment of block read address and read length

<b>Initiator:</b>	DC
<b>Date:</b>	10.08.2005
<b>Short Description:</b>	Alignment of block read address and read length
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The start address and length for reading a block shall not be limited to a certain alignment, i.e. it shall be possible to read one byte starting from any memory address.
<b>Rationale:</b>	Byte-wise reading of flash / EEPROM.
<b>Use Case:</b>	CRC calculation in the NVRAM manager.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	This allows reading a logical block in several passes, e.g. needed for CRC calculation. Note 1: If there are certain hardware properties that require an alignment of the read address, e.g. only 32bit aligned read possible, this shall be handled by the underlying driver. Note 2: This requirement shall <b>allow</b> the NVRAM manager to do a byte-wise read access on a logical block, it does not <b>require</b> the NVRAM manager to do so.

#### 4.2.1.3.4 BSW14008 Checking block read addresses

<b>Initiator:</b>	DC
<b>Date:</b>	10.08.2005
<b>Short Description:</b>	Checking block read addresses
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall not check the address offset for a read operation. It is the responsibility of the caller to provide valid parameters.



<b>Rationale:</b>	Simplify implementation of EA and FEE modules.
<b>Use Case:</b>	--
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.3.5 BSW14009 Conversion of logical to memory addresses

<b>Initiator:</b>	DC
<b>Date:</b>	24.06.2005
<b>Short Description:</b>	Conversion of logical to memory addresses
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall provide an unambiguous conversion between the logical linear addresses and the addresses used to access the underlying flash memory or EEPROM.
<b>Rationale:</b>	The physical device and the start address of a logical block shall be derived from the logical block identifier.
<b>Use Case:</b>	Transparent mapping of logical blocks to several physical non-volatile memory devices.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	The memory addresses obtained by that conversion are address offsets to a device specific base address as described in the flash and EEPROM driver specifications.

#### 4.2.1.3.6 BSW14010 Block-wise write service

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Block-wise write service
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall provide a write service that operates only on complete configured logical blocks.
<b>Rationale:</b>	Decouple the upper layer from driver internals.
<b>Use Case:</b>	The upper layer shall only make one call to the Memory Abstraction Interface to write a logical block to non-volatile memory. If there are several passes needed to write all of the addressed memory area, this shall be handled internally in the FEE or EA modules or the underlying device drivers.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.3.7 BSW14029 Block-wise read service

<b>Initiator:</b>	DC
<b>Date:</b>	30.09.2005
<b>Short Description:</b>	Block-wise read service
<b>Type:</b>	New
<b>Importance:</b>	High

<b>Description:</b>	The FEE and EA modules shall provide a read service that allows reading all or part of a logical block.
<b>Rationale:</b>	Allow for reading of NV memory.
<b>Use Case:</b>	Read functionality of the NVRAM manager.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.3.8 BSW14031 Service to cancel an ongoing asynchronous operation

<b>Initiator:</b>	DC
<b>Date:</b>	30.09.2005
<b>Short Description:</b>	Service to cancel an ongoing asynchronous operation
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall provide a service that allows canceling an ongoing asynchronous operation like e.g. a read, write, erase or compare operation.
<b>Rationale:</b>	Needed for writing "immediate" data.
<b>Use Case:</b>	Immediate data (crash data) has to be written, while a read operation is currently in process.
<b>Dependencies:</b>	<a href="#">BSW14013</a> Writing of "immediate" data must not be delayed
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.3.9 BSW14028 Service to invalidate a memory block

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Service to invalidate a memory block
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall provide a service to invalidate a logical block. This shall be done by setting the module internal block management data appropriately.  Note: Erasing the contents of the physical memory is an implementation option but not required.
<b>Rationale:</b>	To enable a data block to be marked as invalid by the upper layer.
<b>Use Case:</b>	Allow an application to mark data as outdated or no longer valid when physically erasing the data is not possible or not desirable (e.g. on flash memory technology).
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.3.10 BSW14012 Spreading of write access

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Spreading of write access

<b>Type:</b>	New (derived from MemSvc BSW032)
<b>Importance:</b>	High
<b>Description:</b>	If the configured number of write cycles for a logical block exceeds the number provided by the underlying physical device, the FEE or EA module has to provide sufficient mechanisms to spread the write requests for that logical block over a bigger memory area.
<b>Rationale:</b>	Allow for “unlimited” number of write cycles while simultaneously preventing memory cells from being erased more often than specified by the hardware vendor.
<b>Use Case:</b>	An external flash device is specified for 10.000 erase cycles per erase unit. A logical block is configured that requires 50.000 write cycles. The FEE has to make sure that this logical block can be written 50.000 times while at the same time no flash cell must be erased more than 10.000 times.
<b>Dependencies:</b>	<a href="#">[BSW14002]</a> Configuration of number of required write cycles
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	This requirement replaces <a href="#">[BSW032]</a> Spreading of write access and <a href="#">[BSW08530]</a> NVRAM block type – walking from MemSvc SRS.

#### 4.2.1.3.11 BSW14013 Writing of “immediate” data must not be delayed

<b>Initiator:</b>	DC
<b>Date:</b>	16.08.2005
<b>Short Description:</b>	Writing of “immediate” data must not be delayed
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	<p>Writing of immediate data must not be delayed by internal management operations nor by erasing the memory area to be written to.</p> <p>If internal management operations are under way when immediate data has to be written, they have to be interrupted until the data has been written to non-volatile memory.</p> <p>There has to be a pre-erased memory area for writing of immediate data available at all times.</p>
<b>Rationale:</b>	Immediate data has to be written immediately (that’s what the name implies) that is as fast as the underlying hardware allows.
<b>Use Case:</b>	The FEE is reorganizing the blocks currently stored in flash when crash data has to be written.
<b>Dependencies:</b>	<p><a href="#">[BSW14004]</a> Configuration of “immediate” data blocks</p> <p>If an ongoing hardware access, e.g. an erase operation, can not be aborted its runtime has to be taken into account as the maximum allowable delay for immediate write operations.</p>
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	--

#### 4.2.1.3.12 BSW14032 Block-wise erase service for immediate data

<b>Initiator:</b>	DC
<b>Date:</b>	09.11.2005
<b>Short Description:</b>	Block-wise erase service for immediate data
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall provide an erase service that operates only on complete logical blocks containing immediate data.

<b>Rationale:</b>	BSW14013 requires pre-erased memory, therefore this memory areas have to be somehow erasable.
<b>Use Case:</b>	--
<b>Dependencies:</b>	<a href="#">[BSW14013]</a> Writing of "immediate" data must not be delayed
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	<ul style="list-style-type: none"> <li>- This service should only be called by a special application like e.g. diagnostics.</li> <li>- A possible implementation would be to invalidate the block containing immediate data and subsequently force a re-organization of blocks. During this re-organization invalidated blocks shall not be copied to the new memory location, thus the memory area for the immediate data will be (left) erased.</li> </ul>

#### 4.2.1.4 Shutdown Operation

The modules of the Memory Abstraction Layer don't need any shutdown capabilities (also there are no shutdown capabilities in the flash or EEPROM driver).

#### 4.2.1.5 Fault Operation

##### 4.2.1.5.1 BSW14014 Detection of data inconsistencies

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Detection of data inconsistencies
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall detect possible data inconsistencies due to aborted / interrupted write operations.
<b>Rationale:</b>	The "user" shall not work on inconsistent data therefore it has to be recognized.
<b>Use Case:</b>	1) A write operation is interrupted by a loss of power, after power-on-reset the possible inconsistency of data shall be detected upon the next read access to the affected memory area. 2) A write operation is cancelled by the upper layer. Upon next read access to the affected memory area the possible data inconsistency shall be detected.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	Depending on the implementation, the physical device and the point in the write operation at which the interrupt occurs the FEE or EA module might be able to determine that the operation has failed but not which was the block that should have been written.

##### 4.2.1.5.2 BSW14015 Reporting of data inconsistencies

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Reporting of data inconsistencies
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall report possible data inconsistencies due to

	aborted / interrupted write operations to the DEM exactly once. After that the inconsistent memory area has to be marked such that no further errors are reported for that block.
<b>Rationale:</b>	Avoid “endless loops” in error reporting on every block read operation.
<b>Use Case:</b>	A write operation is interrupted or cancelled, the inconsistency is detected and reported upon the next read access to the affected memory area.
<b>Dependencies:</b>	<a href="#">[BSW14014]</a> Detection of data inconsistencies
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	Depending on the implementation and the point in the write operation at which the interrupt occurs the FEE or EA module might be able to determine that the operation has failed but not which was the block that should have been written. In this case a read operation on that block might return old (outdated) data to the caller if such data is available. If this is not desired from the application, the block has to be explicitly invalidated before it is overwritten.

#### 4.2.1.5.3 BSW14016 Don't return inconsistent data to the caller

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Don't return inconsistent data to the caller
<b>Type:</b>	New
<b>Importance:</b>	High
<b>Description:</b>	The FEE and EA modules shall not return inconsistent data to the caller.
<b>Rationale:</b>	The “user” shall not work on inconsistent data.
<b>Use Case:</b>	A write operation is interrupted or cancelled, the data of that block thus is inconsistent. This inconsistency is detected on the next read access to that block, the data shall then not be returned to the caller.
<b>Dependencies:</b>	<a href="#">[BSW14014]</a> Detection of data inconsistencies
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	Depending on the implementation and the point in the write operation at which the interrupt occurs the FEE or EA module might be able to determine that the operation has failed but not which was the block that should have been written. In this case a read operation on that block might return old (outdated) data to the caller if such data is available. If this is not desired from the application, the block has to be explicitly invalidated before it is overwritten. Providing default data for an inconsistent block is the job of the NVRAM manager.

## 4.2.2 Non-Functional Requirements (Qualities)

### 4.2.2.1 BSW14017 Scope of EEPROM Abstraction Layer

<b>Initiator:</b>	DC
<b>Date:</b>	12.08.2005
<b>Short Description:</b>	Scope of EEPROM Abstraction Layer
<b>Type:</b>	Changed (EA extends scope, deleted statement about EEPROM driver requirements)
<b>Importance:</b>	High
<b>Description:</b>	The EEPROM Abstraction Layer (EA) shall extend the functional scope of an EEPROM driver. In addition to the properties of an EEPROM driver, the EA shall work on a virtual 32bit address space and it shall abstract completely from the limitation of erase / write cycles given by the underlying device.
<b>Rationale:</b>	Uniform handling of all EEPROM devices.
<b>Use Case:</b>	The NVRAM manager shall not need to be changed if the underlying EEPROM drivers and devices change.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	AUTOSAR SRS EEPROM driver

### 4.2.2.2 BSW14018 Scope of Flash EEPROM Emulation

<b>Initiator:</b>	DC
<b>Date:</b>	24.06.2005
<b>Short Description:</b>	Scope of Flash EEPROM Emulation
<b>Type:</b>	Changed (FEE extends scope, deleted statement about flash driver requirements)
<b>Importance:</b>	High
<b>Description:</b>	The Flash EEPROM Emulation (FEE) shall extend the functional scope of and internal flash driver. It shall have the same functional scope and API as an EA module.
<b>Rationale:</b>	Uniform handling of all flash devices.
<b>Use Case:</b>	The NVRAM manager shall not need to be changed if the underlying flash drivers and devices change.
<b>Dependencies:</b>	<a href="#">[BSW14017]</a> Scope of EEPROM Abstraction Layer
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	AUTOSAR SRS EEPROM driver AUTOSAR SRS Flash driver

## 4.3 Memory Abstraction Interface

The following requirements have been taken over from the SPAL SRS on Memory Abstraction and have been adapted (in wording only) to the architectural concept shown in Figure 1.

### 4.3.1 Functional Requirements

#### 4.3.1.1 General

##### 4.3.1.1.1 BSW14019 Provide uniform access to underlying memory abstraction modules

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Provide uniform access to underlying memory abstraction modules
<b>Type:</b>	New (derived from BSW12172)
<b>Importance:</b>	High
<b>Description:</b>	The Memory Abstraction Interface shall provide uniform access to those API services of the underlying memory abstraction modules that are required for usage within the NVRAM manager.  Further comments: The initialization routines and the job processing functions are not mapped by the memory abstraction interface.
<b>Rationale:</b>	Allow usage of memory abstraction modules by one uniform interface.
<b>Use Case:</b>	Allow the upper layer access to internal and external memory devices without any difference.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	This requirement shall replace [BSW12172].

##### 4.3.1.1.2 BSW14020 Selection of underlying memory abstraction modules

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Selection of underlying memory abstraction modules
<b>Type:</b>	New (derived from BSW12173)
<b>Importance:</b>	High
<b>Description:</b>	The Memory Abstraction Interface shall allow the selection of an underlying memory abstraction module (FEE or EA module) by using a device index.
<b>Rationale:</b>	Requirement of the NVRAM Manager
<b>Use Case:</b>	The NVRAM Manager uses a device index for selecting the appropriate memory abstraction module.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	SWS NVRAM Manager This requirement shall replace [BSW12173].



#### 4.3.1.2 Configuration

##### 4.3.1.2.1 BSW14021 Number of underlying memory abstraction modules

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Number of underlying memory abstraction modules
<b>Type:</b>	New (derived from BSW12174)
<b>Importance:</b>	High
<b>Description:</b>	The Memory Abstraction Interface shall allow the pre-compile time configuration of the number of underlying memory abstraction modules.
<b>Rationale:</b>	Flexibility
<b>Use Case:</b>	One ECU only uses internal EEPROM (thus needing one EA module), another ECU uses both internal plus external EEPROM (thus needing two EA modules).
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	WP1.1.2 Layered Architecture This requirement shall replace [BSW12174].

#### 4.3.1.3 Normal Operation

##### 4.3.1.3.1 BSW14022 Preserving of functionality

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Preserving of functionality
<b>Type:</b>	New (derived from BSW12175)
<b>Importance:</b>	High
<b>Description:</b>	The Memory Abstraction Interface shall preserve the functionality of the underlying memory abstraction module. It shall not provide additional functionality.
<b>Rationale:</b>	Simplicity, efficiency
<b>Use Case:</b>	The memory abstraction modules abstract from all hardware properties, the Memory Abstraction Interface does not need to add anything (it only is needed to access more than one memory abstraction module).
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	This requirement shall replace [BSW12175].

#### 4.3.1.4 Fault Operation

##### 4.3.1.4.1 BSW14023 Parameter checking

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Parameter checking
<b>Type:</b>	New (derived from BSW12176)
<b>Importance:</b>	High
<b>Description:</b>	The Memory Abstraction Interface shall only check those parameters that are used within the interface itself and that are not passed to the underlying memory abstraction modules.



<b>Rationale:</b>	Simplicity, efficiency: avoid double checking of parameters.
<b>Use Case:</b>	The device index may be checked (depending on the setting of the development error detection switch). The block address shall not be checked.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	This requirement shall replace [BSW12176].

## 4.3.2 Non-Functional Requirements (Qualities)

### 4.3.2.1 Timing Requirements

#### 4.3.2.1.1 BSW14024 Preserving of timing behavior

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Preserving of timing behavior
<b>Type:</b>	New (derived from BSW12177)
<b>Importance:</b>	High
<b>Description:</b>	The Memory Abstraction Interface shall preserve the timing behavior of the underlying memory abstraction modules and their APIs by 1:1 mapping of the Memory Abstraction Interface API to the memory abstraction modules' API
<b>Rationale:</b>	Simplicity, efficiency
<b>Use Case:</b>	Example: The write service of the Memory Abstraction Interface is directly mapped to the write service of an underlying memory abstraction module (FEE or EA).
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	WP1.1.2 Layered Architecture This requirement shall replace [BSW12177].

### 4.3.2.2 Resource Usage

#### 4.3.2.2.1 BSW14025 Efficient implementation

<b>Initiator:</b>	DC
<b>Date:</b>	02.09.2005
<b>Short Description:</b>	Efficient implementation
<b>Type:</b>	New (derived from BSW12178)
<b>Importance:</b>	High
<b>Description:</b>	The Memory Abstraction Interface shall be implemented in a way that almost no memory and runtime overhead is caused by the implementation of this layer.  Implementation hint: use macros if possible.
<b>Rationale:</b>	Resource and runtime efficiency.
<b>Use Case:</b>	Only one memory abstraction module is used on an ECU. In this case, the Memory Abstraction Interface can be dissolved by the preprocessor.
<b>Dependencies:</b>	--
<b>Conflicts:</b>	--
<b>Supporting Material:</b>	WP1.1.2 Layered Architecture

	This requirement shall replace [BSW12178].
--	--

#### 4.4 Onboard Device Abstraction

For the Onboard Device Abstraction the same requirements like for the Memory Hardware Abstraction apply. One member of the Onboard Device Abstraction is the Watchdog Interface.

## 5 References

### 5.1 Deliverables of AUTOSAR

- [1] List of Basic Software Modules  
[https://svn2.autosar.org/repos2/22\\_Releases](https://svn2.autosar.org/repos2/22_Releases)  
AUTOSAR\_BasicSoftwareModules.pdf
- [2] Layered Software Architecture  
[https://svn2.autosar.org/repos2/22\\_Releases](https://svn2.autosar.org/repos2/22_Releases)  
AUTOSAR\_LayeredSoftwareArchitecture.pdf
- [3] General Requirements on Basic Software Modules,  
[https://svn2.autosar.org/repos2/22\\_Releases](https://svn2.autosar.org/repos2/22_Releases)  
AUTOSAR\_SRS\_General.pdf
- [4] General Requirements on SPAL  
[https://svn2.autosar.org/repos2/22\\_Releases](https://svn2.autosar.org/repos2/22_Releases)  
AUTOSAR\_SRS\_SPAL\_General.pdf

### 5.2 Related standards and norms

None